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Recently the consumer, computer and communication electronics industry have risen 
quickly. In the 3C electronics, the content-addressable memory has become the most 
important circuitry for computer architecture, communication network, digital signal 
process, database sorting and searching and many look-up interfaces. Generally the 
binary content-addressable memory is useful in caching, histogrammer and built-in 
self-repair while the ternary in IP routing, firewall and content-addressable network. 
This project is mainly i) to propose a multi-valued equal-weight code for reducing 
the cost and power dissipation of content-addressable memory, ii) to develop a novel 
magnitude-comparator-based content-addressable memory that can highly reduce the 
cost and power by shrinking inference entries under proper protocols, iii) to extend 
the applications of the above techniques in histogramming and testing, and iv) to 
study the fault model and testing methods for the invention. Except two published 
SCI journal papers, more than two SCI papers are planned to be created from this 
project. Furthermore we hope the developed techniques and associated training can 
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